


Figure 1


AUS920000782US1
Sheet 1 of 10



The diagram illustrates a computer system architecture. At the top, two processors, **Processor 202** and **Processor 204**, are connected to a horizontal **System Bus 206**. Below the system bus is a block containing a **Memory Controller/Cache 208** and an **I/O Bridge 210**. **Local Memory 209** is connected to the memory controller/cache. A vertical **I/O Bus 212** extends from the I/O bridge. On the left side of the I/O bus, a **Graphics Adapter 230** and a **Hard Disk 232** are connected. On the right side, three **PCI Bus Bridge** units (**214**, **222**, and **224**) are connected to the I/O bus. Each bridge is connected to a horizontal **PCI Bus**. **PCI Bus Bridge 214** is connected to a **Modem 218** and a **Network Adapter 220**. **PCI Bus Bridge 222** and **PCI Bus Bridge 224** are shown without specific peripheral connections. Reference numerals 200, 210, 212, 214, 216, 218, 220, 222, 224, 226, and 228 are used to identify various components and connection points.

AUS920000782US1
Sheet 2 of 10

Client



Pub. No. 2000/000782US1

Figure 4

AUS920000782US1
Sheet 4 of 10





Figure 5


AUS9-2000-0332-US1
Sheet 5 of 10



0040332-00000000

Figure 6


AUS920000782US1
Sheet 6 of 10



Patent # 2006/0106260

Figure 7

AUS920000782US1
Page 7 of 10



2025-03-26 14:00:00

AUS920000782US1
Page 8 of 10

Page 8 of 10





Figure 9

AUS920000782US1
Sheet 9 of 10



store(data)

Figure 10

AUS920000782US2
Sheet 10 of 10

